

ADAPTIVE COMPUTING ENGINE (ACE)

FIG. 1




FIG. 2

TO OTHER MATRICES 150  
(INCLUDING CONTROLLER 120 AND  
MEMORY 140)




FIG. 3




FIG. 4




FIG. 5A

300

Copyright 2001 Buick, Inc. All rights reserved. This document is the property of Buick, Inc. and is not to be distributed outside of Buick, Inc.





FIG. 5B







FIG. 5D

19 oct 2000

440



460



$$\begin{aligned} \text{OUT} &\leftarrow \text{IN} + \text{Rtop} \\ \text{Rbot} &\leftarrow \text{IN} * b_2 + \text{OUT} * a_2 \\ \text{Rtop} &\leftarrow \text{IN} * b_1 + \text{OUT} * a_1 + \text{Rbot} \end{aligned}$$

23 oct 2000






FIG. 5E


QUAD IN  
PEER-3  
PEER-2  
PEER-1

505

005

15.9





1. The circuit is a digital logic circuit. It consists of three 4-to-1 multiplexers (SA, SB, SC) which take inputs from a set of control signals (Fn, Fw, Fsl, Ge for SA; Fn, Fe, Ln, Le for SB; Fw, Fsr, Ls, Lw for SC). The outputs of these multiplexers are connected to a 3-input, 2-output function generator (650). The function generator has two outputs: F (output) and G (output). The F output is connected to a flip-flop (Flip Flop) which has a set/reset (S/R) input. The output of the flip-flop is connected to a 2-to-1 multiplexer (670) which has two inputs: one from the F output and one from the G output. The output of the 2-to-1 multiplexer is connected to a set of four 2-to-1 multiplexers (655) which take inputs from a set of control signals (EL1, EL0, Le, Lw, Ln, Ls). The output of the 2-to-1 multiplexer is connected to a set of four 2-to-1 multiplexers (675) which take inputs from a set of control signals (G, F, Ls, Ln, Lw, Le). The output of the 2-to-1 multiplexer is connected to a set of four 2-to-1 multiplexers (675) which take inputs from a set of control signals (G, F, Ls, Ln, Lw, Le). The output of the 2-to-1 multiplexer is connected to a set of four 2-to-1 multiplexers (675) which take inputs from a set of control signals (G, F, Ls, Ln, Lw, Le).




Fig. 8

FIG. 9 is a schematic diagram of a logic circuit 650, which is a 3-input, 2-output logic circuit. The circuit 650 includes a first set of logic gates 680, a second set of logic gates 685, a third set of logic gates 690, and a fourth set of logic gates 695. The circuit 650 also includes a multiplexer 700 and a register 710. The circuit 650 is configured to perform a specific logic function, such as a 3-input, 2-output logic function.






Fig. 9




At power-up




After system acquisition

FIG. 10




Before re-allocation




After re-allocation

FIG. 11




Before re-allocation




After re-allocation

FIG 12



Before re-allocation



After re-allocation

FIG. 13